

# **Allegro PCB Editor Flow – Physical and Spacing Constraints**

## **Rapid Adoption Kit (RAK)**

Product Version 17.4  
March 2022

---

## Copyright Statement

© 2022 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

---

# Contents

---

Purpose .....	4
Audience.....	4
Terms .....	4
Download.....	4
Module 1: Physical Constraints .....	5
Lab 1: Setting Default Physical Constraints .....	5
Lab 2: Defining a New Physical Constraint Set .....	8
Lab 3: Defining Differential Pairs.....	10
Lab 4: Defining Differential Pair Constraints by Layer.....	12
Lab 5: Assigning Physical Constraint Sets.....	15
Module 2: Spacing Constraints .....	19
Lab 6: Defining a New Spacing Constraint Set .....	19
Lab 7: Assigning the Spacing Constraint Set .....	21
Module 3: Constraint Regions .....	23
Lab 8: Creating a Region .....	23
Lab 9: Assigning Physical and Spacing Constraints to Region .....	29
Support .....	31
Feedback.....	31

### Purpose

The purpose of this RAK is to provide an overview of defining and applying physical and spacing constraints using Constraint Manager in Allegro PCB Editor.

### Audience

This document is intended for PCB designers, hardware designers, and engineers who enter constraints using Constraint Manager.

### Terms

CM	Constraint Manager
CSet	Constraint Set
DP	Differential Pair
DRC	Design Rule Check
PCSet	Physical Constraint Set
SCSet	Spacing Constraint Set
Xnet	Extended net

### Download

RAK testcase database, Scripts and References can be found at 'Attachments' and 'Related Solutions' sections below the PDF.

This RAK pdf can be searched with the document 'Title' on <https://support.cadence.com>

# Module 1: Physical Constraints

A physical constraint is a rule that characterizes and constrains the physical characteristics of a net. This includes:


- Trace widths to use in different areas and on different layers
- Allowable connections on a layer
- Acceptable vias to use on a net
- By-layer differential pair constraints

Physical constraints can be applied at the Xnet and Net levels.

All designs begin with a default constraint set in the Physical and Spacing domains. The default CSet cannot be deleted. Also, you cannot remove any values from within it. These values can be modified though. The labs in this document outline how to create and assign Physical and Spacing CSets to create exceptions to the default CSet.

The design used in these labs is a processor-based design with two DDR4 banks (DDR4\_BANK0 and DDR4\_BANK1). Each bank is defined as a net group that contains two net groups – one for address/command/control (DDR4\_BANKx\_ADD) and another for data (DDR4\_BANKx\_DATA).

## Lab 1: Setting Default Physical Constraints





2. Select **Setup > Constraints > Physical** to open CM in the Physical domain.

The first step in creating physical rules is to set the default rules. These rules will be used for the nets that have no special routing requirements.

3. Select the **Physical Constraint Set > All Layers** worksheet. A DEFAULT PCSet has been defined.

Type	S	Objects Name	Line Width		Neck		Min Line Spacing mil	Differential Pair			
			Min mil	Max mil	Min Width mil	Max Length mil		Primary Gap mil	Neck Gap mil	(+)Tolerance mil	(-)Tolerance mil
*	*	*	*	*	*	*	*	*	*	*	*
Dsn		▼ constraints	5.00	40.00	5.00	0.00	4.00	5.00	0.00	0.10	0.10
PCS		▼ DEFAULT	5.00	40.00	5.00	0.00	4.00	5.00	0.00	0.10	0.10
LTyp		► Conductor	5.00	40.00	5.00	0.00	4.00	5.00	0.00	0.10	0.10
LTyp		► Plane	5.00	40.00	5.00	0.00	4.00	5.00	0.00	0.10	0.10



Type	S	Objects Name	Tolerance		Vias
			(+)Tolerance mil	(-)Tolerance mil	
*	*	*	*	*	*
Dsn		▼ constraints	0.10	0.10	VIA
PCS		▼ DEFAULT	0.10	0.10	VIA
LTyp		► Conductor	0.10	0.10	
LTyp		► Plane	0.10	0.10	



Objects					Vias
Type	S	Name	(+)Tolerance mil	(-)Tolerance mil	
*	*	*	*	*	*
Dsn		▼ constraints	0.10	0.10	VIA_R14_8:VIA_R19_10
PCS		▼ DEFAULT	0.10	0.10	VIA_R14_8:VIA_R19_10
LTyp		▶ Conductor	0.10	0.10	
LTyp		▶ Plane	0.10	0.10	

### Lab 2: Defining a New Physical Constraint Set

You will probably have nets that require different physical rules than the default rules. New PCSets need to be created for these nets. You can create as many PCSets as required in your design.




## Allegro PCB Editor Flow – Physical and Spacing Constraints: RAK

Objects			Referenced Physical CSet	Line Width		Min Width mil
Type	S	Name		Min mil	Max mil	
*	*	*	*	*	*	*
Dsn		▼ constraints	DEFAULT	5.00	40.00	5.00
PCS		▶ DDR4_SE		5.00	40.00	5.00
PCS		▶ DEFAULT		5.00	40.00	5.00


Objects			Referenced Physical CSet	Line Width		Neck		Min Line Spacing mil	Primary Gap mil	Different
Type	S	Name		Min mil	Max mil	Min Width mil	Max Length mil			
*	*	*	*	*	*	*	*	*	*	*
Dsn		▼ constraints	DEFAULT	5.00	40.00	5.00	0.00	4.00	5.00	0.00
PCS		▶ DDR4_SE		7.00	10.00	5.00	300.00	4.00	5.00	0.00
PCS		▶ DEFAULT		5.00	40.00	5.00	0.00	4.00	5.00	0.00



## Lab 3: Defining Differential Pairs

This lab will outline several ways to create differential pairs in CM.




2. Expand the **XP1\_DATA\_BYTE1** Net Group (NGrp).
3. Select the **XP1\_DDR3\_DQS0\_N** and **XP1\_DDR3\_DQS0\_P** nets.





6. Diff pairs can also be created automatically based on naming conventions. Select **Auto Setup** in the **Create Differential Pair** form.



8. Click **Create** to create the differential pairs.
9. Close the Differential Pair Automatic Setup and Create Differential Pair forms.

Type	S	Objects	Referenced Physical CSet	Min mil
		Name		
*	*	*	*	*
DPr		▶ XP1_DDR3_CK0	DEFAULT	5.00
DPr		▶ XP1_DDR3_CK1	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS0	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS1	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS2	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS3	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS4	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS5	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS6	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS7	DEFAULT	5.00
DPr		▶ XP1_DDR3_DQS8	DEFAULT	5.00
Net		+0.6V	DEFAULT	5.00

### Lab 4: Defining Differential Pair Constraints by Layer

To maintain the required impedance, different line width and spacing can be defined for different layers. This lab will demonstrate how to create a PCSet for differential pairs where the spacing and line width is different on the inner and outer layers.

1. In the Physical domain of CM, select the **Physical Constraint Set > All Layers** worksheet.
2. Select **Objects > Create > Physical CSet** from the CM menu.
3. Name the PCSet **DIFF\_100** and click **Ok**.
4. Expand the **DIFF\_100** PCSet, then expand the Conductor and Plane layer types to view layers beneath each.
5. Change the following constraints (you will need to change the Primary Gap prior to changing the Min Line Spacing):

<b>Min Line Width</b>	5
<b>Max Line Width</b>	15
<b>Min Neck Width</b>	4
<b>Max Neck Length</b>	300
<b>Primary Gap</b>	10

## Allegro PCB Editor Flow – Physical and Spacing Constraints: RAK

DP Neck Gap 8  
Min Line Spacing 7.9

Type	S	Objects Name	Line Width		Neck		Differential Pair		
			Min mil	Max mil	Min Width mil	Max Length mil	Min Line Spacing mil	Primary Gap mil	Neck Gap mil
Dsn		▼ constraints_section3	5.00	40.00	5.00	0.00	4.00	5.00	0.00
PCS		► DDR4_SE	7.00	10.00	5.00	300.00	4.00	5.00	0.00
PCS		► DEFAULT	5.00	40.00	5.00	0.00	4.00	5.00	0.00
PCS		▼ DIFF_100	7.00:5.00:5.00:5.00:5.00:5.00	15.00	5.00:4.00:4.00:4.00:4.00:4.00	300.00	6.90:7.90:7.90:7.90:7.90:7.90	12.00:10.00:10.00:10.00:10.00	10.00:8.00:8.00
LTyp		▼ Conductor	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	1	TOP	7.00	15.00	5.00	300.00	9.90	12.00	10.00
Lyr	3	SIG_3H	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	4	SIG_4V	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	6	SIG_6H	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	7	SIG_7V	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	12	SIG_12H	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	13	SIG_13V	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	15	SIG_15V	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	16	SIG_16V	5.00	15.00	4.00	300.00	7.90	10.00	8.00
LTyp	18	BOTTOM	7.00	15.00	5.00	300.00	9.90	12.00	10.00
LTyp		▼ Plane	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	2	GND_2	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	5	PWR_5	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	8	PWR_8	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	9	GND_9	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	10	PWR_10	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	11	GND_11	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	14	GND_14	5.00	15.00	4.00	300.00	7.90	10.00	8.00
Lyr	17	PWR_17	5.00	15.00	4.00	300.00	7.90	10.00	8.00

Type	S	Objects Name	Line Width		Neck	
			Min mil	Max mil	Min Width mil	Max Length mil
Dsn		▼ constraints_section3	5.00	40.00	5.00	0.00
PCS		► DDR4_SE	7.00	10.00	5.00	300.00
PCS		► DEFAULT	5.00	40.00	5.00	0.00
PCS		▼ DIFF_100	7.00:5.00:5.00:5.00:5.00:5.00	15.00	5.00:4.00:4.00:4.00:4.00:4.00	300.00
LTyp		▼ Conductor	5.00	15.00	4.00	300.00
Lyr	1	TOP	7.00	15.00	5.00	300.00
Lyr	3	SIG_3H	5.00	15.00	4.00	300.00
Lyr	4	SIG_4V	5.00	15.00	4.00	300.00
Lyr	6	SIG_6H	5.00	15.00	4.00	300.00
Lyr	7	SIG_7V	5.00	15.00	4.00	300.00
Lyr	12	SIG_12H	5.00	15.00	4.00	300.00

## Allegro PCB Editor Flow – Physical and Spacing Constraints: RAK

Edit layer-specific values for MIN\_LINE\_WIDTH

Objects			Line Width
Type	S	Name	Min
			mil
PCS		DIFF_100	7.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:5.00:7.00
LTyp		Conductor	5.00
Lyr	1	TOP	7.00
Lyr	3	SIG_3H	5.00
Lyr	4	SIG_4V	5.00
Lyr	6	SIG_6H	5.00
Lyr	7	SIG_7V	5.00
Lyr	12	SIG_12H	5.00
Lyr	13	SIG_13V	5.00
Lyr	15	SIG_15V	5.00
Lyr	16	SIG_16V	5.00
Lyr	18	BOTTOM	7.00
LTyp		Plane	5.00
Lyr	2	GND_2	5.00
Lyr	5	PWR_5	5.00
Lyr	8	PWR_8	5.00
Lyr	9	GND_9	5.00
Lyr	10	PWR_10	5.00
Lyr	11	GND_11	5.00
Lyr	14	GND_14	5.00
Lyr	17	PWR_17	5.00


Calculate Ok Cancel Help

8. Select **Cancel** to close the form.
9. If necessary, add **VIA\_R14\_8** and **VIA\_R19\_10** to the Via list.

Objects			Vias
Type	S	Name	
*	*	*	*
Dsn		constraints_section3	VIA_R14_8:VIA_R19_10
PCS		DDR4_SE	VIA_R14_8:VIA_R19_10
PCS		DEFAULT	VIA_R14_8:VIA_R19_10
PCS		DIFF_100	VIA_R14_8:VIA_R19_10
LTyp		Conductor	
LTyp		Plane	


### Lab 5: Assigning Physical Constraint Sets

Once the constraint sets are defined, they need to be assigned to nets in the design.



The screenshot shows the 'Worksheet Selector' on the left with 'Physical' selected. The 'constraints\_section3' table is displayed on the right. The 'All Layers' option under 'Net' is highlighted in the left pane. In the table, the 'Referenced Physical CSet' column for 'DDR4\_BANK0(2)' and 'DDR4\_BANK1(2)' is highlighted with a red box.

Type	S	Objects Name	Referenced Physical CSet	Line V
*	*	*	*	*
Dsn		constraints_section3	DEFAULT	5.00
NCLs		▶ DDR4_CLK(4)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK0(2)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK1(2)	DEFAULT	5.00
NGrp	S	▶ J3_CONTROL(6)	DEFAULT	5.00
NGrp	S	▶ J3_LANE0(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE1(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE2(4)	DEFAULT	5.00



This is a close-up of the 'constraints\_section3' table. The 'Referenced Physical CSet' dropdown for 'DDR4\_BANK0(2)' is open, showing options: 'DEFAULT', 'DDR4\_SE', 'DEFAULT', 'DIFF\_100', and '(Clear)'. The 'DDR4\_SE' option is highlighted with a red box.

Type	S	Objects Name	Referenced Physical CSet	Line V
*	*	*	*	*
Dsn		constraints_section3	DEFAULT	5.00
NCLs		▶ DDR4_CLK(4)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK0(2)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK1(2)	DDR4_SE	5.00
NGrp	S	▶ J3_CONTROL(6)	DEFAULT	5.00
NGrp	S	▶ J3_LANE0(4)	DIFF_100	5.00
NGrp	S	▶ J3_LANE1(4)	(Clear)	5.00
NGrp	S	▶ J3_LANE2(4)	DEFAULT	5.00


Type	S	Objects Name	Referenced Physical CSet	Line Width		
				Min mil	Max mil	
*	*	*	*	*	*	*
NGrp	S	▼ DDR4_BANK0_ACC(28)	DDR4_SE	7.00	10.00	5.00
Net		DDR0_ACT*	DDR4_SE	7.00	10.00	5.00
Net		DDR0_BA<0>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_BA<1>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_BG0	DDR4_SE	7.00	10.00	5.00
Net		DDR0_CAS*	DDR4_SE	7.00	10.00	5.00
Net		DDR0_CKE<0>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_CLK_N<0>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_CLK_P<0>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_CS*<0>	DDR4_SE	7.00	10.00	5.00
Net		DDR0_MA<0>	DDR4_SE	7.00	10.00	5.00

The DDR strobe differential pairs (DP\_DDRx\_DQS) can be included in a single net class, allowing for easier application of the DIFF\_100 PCSet.

4. Scroll down to the differential pair (DPr) objects in the **Net > All Layers** worksheet.

Type	S	Objects Name	Referenced Physical CSet	
*	*	*	*	*
DPr		► DP_B_TNR_RF_OUT_	DEFAULT	5.00
DPr		► DP_DDR0_CLK<0>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<0>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<1>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<2>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<3>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<4>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<5>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<6>	DEFAULT	5.00
DPr		► DP_DDR0_DQS<7>	DEFAULT	5.00
DPr		► DP_DDR1_CLK<0>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<0>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<1>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<2>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<3>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<4>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<5>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<6>	DEFAULT	5.00
DPr		► DP_DDR1_DQS<7>	DEFAULT	5.00
DPr		► DP_DIFF_JEDI_TPA0	DEFAULT	5.00

Type	S	Objects Name	Referenced Physical CSet	Line Width	
				Min mil	Max mil
*	*	*	*	*	*
DPr		▶ DP_B_TNR_RF_OUT_	DEFAULT	5.00	40.00
DPr		▶ DP_DDR0_CLK_<0>	DEFAULT	5.00	40.00
DPr		▶ DP_DDR0_DQS_<0>	<div> Analyze  Select  Select and Show Element  Deselect  Find... Ctrl+F  Bookmark...  Expand  Expand All  Collapse  Create  Add to...  Diff Pair members...  Remove  Rename... F2  Delete Del  Compare...  Constraint Set References...  Change all design unit attributes... </div>	5.00	40.00
DPr		▶ DP_DDR0_DQS_<1>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<2>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<3>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<4>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<5>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<6>		5.00	40.00
DPr		▶ DP_DDR0_DQS_<7>		5.00	40.00
DPr		▶ DP_DDR1_CLK_<0>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<0>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<1>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<2>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<3>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<4>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<5>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<6>		5.00	40.00
DPr		▶ DP_DDR1_DQS_<7>		5.00	40.00
DPr		▶ DP_DIFF_JEDI_TPA0	DEFAULT	5.00	40.00
DPr		▶ DP_DIFF_JEDI_TPA1		5.00	40.00
DPr		▶ DP_DIFF_JEDI_TPB0		5.00	40.00



8. Scroll to the top of the worksheet to see the **DP\_DDR\_DQS** net class (NCIs).

Objects			Referenced Physical CSet	Line Width	
Type	S	Name		Min	mil
*	*	*	*	*	*
Dsn		▼ constraints_section3	DEFAULT	5.00	40.0
NClS		▶ DDR4_CLK(4)	DEFAULT	5.00	40.0
NClS		▼ DP_DDR_DQS(16)	DEFAULT ▼	5.00	40.0
DPr		▶ DP_DDR0_DQS_<0>	DDR4_SE	5.00	40.0
DPr		▶ DP_DDR0_DQS_<1>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR0_DQS_<2>	DIFF_100	5.00	40.0
DPr		▶ DP_DDR0_DQS_<3>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR0_DQS_<4>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR0_DQS_<5>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR0_DQS_<6>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR0_DQS_<7>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR1_DQS_<0>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR1_DQS_<1>	DEFAULT	5.00	40.0
DPr		▶ DP_DDR1_DQS_<2>	DEFAULT	5.00	40.0


## Module 2: Spacing Constraints

A spacing constraint is a rule that specifies the spacing between two physical objects. These objects are the physical instantiation of different nets. Spacing constraints apply to both Xnet level and Net level. Line-to-line spacing is an example of a spacing constraint that applies between the two nets.

The default SCSet in this design uses 5-mil spacing clearances, but the design requires 8-mil spacing.

### Lab 6: Defining a New Spacing Constraint Set

1. Continue working in the same board. Alternately, you can follow the steps below to begin with a board that has the Physical constraints set up.
  - a. Open **constraints.brd**.
  - b. Select **Setup > Constraints > Constraint Manager** to open CM.
  - c. In CM, select **File > Import > Constraints**.
  - d. Select **phys\_cns.dcfx** and click **Open**.



## Allegro PCB Editor Flow – Physical and Spacing Constraints: RAK

Objects			Referenced Spacing CSet	Line To	Th
Type	S	Name		All mil	
*	*	*	*	*	*
Dsn		▼ constraints_section3	DEFAULT	5.00	5.00
SCS		► DEFAULT		5.00	5.00


Line To									
^ All mil	Line mil	Thru Pin mil	SMD Pin mil	Test Pin mil	Thru Via mil	BB Via mil	Test Via mil	Shape mil	Bond Finger mil
*	*	*	*	*	*	*	*	*	*
5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00
5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00

- Right-click on the **DEFAULT** SCSet and select **Create > Spacing CSet**.
- In the Create Spacing CSet form, enter **8\_mil** and click **Ok**.

Objects			Referenced Spacing CSet	Line To					
Type	S	Name		^ All mil	Line mil	Thru Pin mil	SMD Pin mil	Test Pin mil	
*	*	*	*	*	*	*	*	*	*
Dsn		▼ constraints_section3	DEFAULT	5.00	5.00	5.00	5.00	5.00	5.00
SCS		► DEFAULT		5.00	5.00	5.00	5.00	5.00	5.00
SCS		► 8_MIL		8.00	8.00	8.00	8.00	8.00	8.00

## Lab 7: Assigning the Spacing Constraint Set

SCSet will be assigned to the DDR4\_BANK0 and DDR4\_BANK1 net groups.



Type	S	Objects Name	Referenced Spacing CSet	Line To All mil
*	*	*	*	*
NCIs		▶ SP_DDR4_B1_BYTE_7(1)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK0(2)	DEFAULT	5.00
NGrp	S	▶ DDR4_BANK1(2)	DEFAULT	5.00
NGrp	S	▶ J3_CONTROL(6)	8_MIL	5.00
NGrp	S	▶ J3_LANE0(4)		5.00
NGrp	S	▶ J3_LANE1(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE2(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE3(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE4(4)	DEFAULT	5.00
NGrp	S	▶ J3_LANE5(4)	DEFAULT	5.00

## Allegro PCB Editor Flow – Physical and Spacing Constraints: RAK

Type	S	Objects		Referenced Spacing CSet	Line To	Thru Pin To	
		Name			All mil	All mil	
*	*	*		*	*	*	*
NCIs		▶ SP_DDR4_B1_BYTE_7(1)		DEFAULT	5.00	5.00	5.00
NGrp	S	▶ DDR4_BANK0(2)		8_MIL	8.00	***	***
NGrp	S	▼ DDR4_BANK1(2)		8_MIL	8.00	***	***
NGrp	S	▼ DDR4_BANK1_ACC(28)		8_MIL	8.00	***	***
Net		DDR1_ACT*		8_MIL	8.00	***	***
Net		DDR1_BA<0>		8_MIL	8.00	***	***
Net		DDR1_BA<1>		8_MIL	8.00	***	***
Net		DDR1_BG0		8_MIL	8.00	***	***
Net		DDR1_CAS*		8_MIL	8.00	***	***
Net		DDR1_CKE<0>		8_MIL	8.00	***	***
Net		DDR1_CLK N<0>		8_MIL	8.00	***	***

## Module 3: Constraint Regions

Constraint regions can be used to create special routing areas in the design. These regions can have different spacing rules, different physical rules, or both.

A **Region** (Rgn) is a bounded area of the design within which the different width and clearance constraints apply to all nets that cross the boundary. A region is defined by drawing a geometric shape, or a group of shapes, on a subclass layer in Allegro PCB Editor.


A **Region Class** (RCIs) lets you constrain the nets of a Net Class within a region differently than the original constraints on that region. The constraints on the nets of a Region Class are exceptions to the constraints originally applied to the region. A region is more generic; a Region Class allows more specific exceptions to be defined.

A **Region Class-Class** (RCC) lets you specify the minimum spacing between nets of different Net Classes within a region.

Regions apply to the Physical, Spacing, and Same Net Spacing domains. Constrain a region by either referencing a CSet or setting overrides directly on the Region object.


### Lab 8: Creating a Region


1. Continue working in the same board. Alternately, you can follow the steps below to begin with a board that has the Physical and Spacing constraints set up.
  - a. Open **constraints.brd**.
  - b. Select **Setup > Constraints > Constraint Manager** to open CM.
  - c. In CM, select **File > Import > Constraints**.
  - d. Select **phys\_spc\_cns.dcfx**, and then click **Open**.



3. Select **Objects > Create > Region**.


Objects			Referenced Spacing CSet
Type	S	Name	
*	*	*	*
Dsn		▼ constraints	DEFAULT
Rgn		MEM_BGA	







DRCs will be created when routing using the physical and spacing constraints, which are set on the nets going to these components. A region can be used to specify different constraints for the traces routed to the components.

7. Select **Route > Connect**.







11. Right-click and select **Cancel** to exit the command without placing the trace.

12. A shape must be drawn to define the region on the Allegro canvas. Select **Shape > Rectangular**.

13. In the **Options** pane, set the **Active Class and Subclass** to **Constraint Region/Top**.



16. Right-click on the canvas and select **Done**.

## Lab 9: Assigning Physical and Spacing Constraints to Region

1. In the Spacing domain in CM, select the **Spacing Constraint Set > All Layers** worksheet.
2. Right-click on the **8\_MIL** SCSet and select **Create > Spacing CSet**.
3. In the **Create Spacing CSet** form, enter **membga\_4mil** and click **Ok**.

Objects				Line To							
Type	S	Name	Referenced Spacing CSet	All mil	Line mil	Thru Pin mil	SMD Pin mil	Test Pin mil	Thru Via mil	BB Via mil	Test Via mil
Dsn	*	▼ constraints	DEFAULT	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00
SCS		► DEFAULT		5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00
SCS		► MEMBGA_4MIL		4.00	4.00	4.00	4.00	4.00	4.00	4.00	4.00
SCS		► 8_MIL		8.00	8.00	8.00	8.00	8.00	8.00	8.00	8.00

5. Select the **Region > All Layers** worksheet.

Worksheet Selector											
Electrical											
Physical											
Spacing											
▼ Spacing Constraint Set											
All Layers											
By Layer											
▼ Net											
All Layers											
▼ Net Class-Class											
All Layers											
CSet assignment matrix											
▼ Region											
All Layers											
▼ Inter Layer											
Spacing											


constraints											
Objects				Line To							
Type	S	Name	Referenced Spacing CSet	All mil	Line mil	Thru Pin mil	SMD Pin mil	Test Pin mil	Thru Via mil	BB Via mil	Test Via mil
Dsn	*	▼ constraints	DEFAULT	5.00	5.00	5.00	5.00	5.00	5.00	5.00	5.00
Rgn		MEM_BGA	MEMBGA_4MIL	4.00	***	***	***	***	***	***	***

7. In the Physical domain, select the **Physical Constraint Set > All Layers** worksheet.
8. Right-click on the **DDR4\_SE** PCSet and select **Create > Physical CSet**.
9. In the **Create Physical CSet** form, enter **membga\_5mil** and click **Ok**.
10. Set the following constraints for the MEMBGA\_5MIL PCSet:


Min Line Width	5
Max Line Width	7
Min Neck Width	5
Max Neck Length	0
DP Min Line Spacing	4
DP Primary Gap	5
DP Neck Gap	0
DP (+) Tolerance	0.1
DP (-) Tolerance	0.1

11. Select the **Region > All Layers** worksheet.


12. Assign the **MEMBGA\_5MIL** PCSet to the **MEM\_BGA** region.



13. In Allegro, use **Route > Connect** to begin a trace on the DDR1\_DQ<16> net. With the **Clearance View** set to **Channel**, there is now a channel available in which to route through the pins on the top layer.



14. Continue routing outside of the region. You will see the trace width change as you cross the region border.



15. Right-click and select **Done**.
16. Select **File > Exit** to exit Allegro. You do not need to save the drawing. This completes this RAK.

## Support

Cadence Support Portal provides access to support resources, including an extensive knowledge base, access to software updates for Cadence products, and the ability to interact with Cadence Customer Support. Visit <https://support.cadence.com>.

## Feedback

Email comments, questions, and suggestions to [content\\_feedback@cadence.com](mailto:content_feedback@cadence.com).